


MoS₂ Field-Effect Transistor with Sub-10 nm Channel Length

Amirhasan Nourbakhsh,^{*,†} Ahmad Zubair,[†] Redwan N. Sajjad,[†] Amir Tavakkoli K. G.,[†] Wei Chen,[§] Shiang Fang,[§] Xi Ling,[†] Jing Kong,[†] Mildred S. Dresselhaus,^{†,‡} Efthimios Kaxiras,[§] Karl K. Berggren,[†] Dimitri Antoniadis,[†] and Tomás Palacios[†]

[†]Department of Electrical Engineering and Computer Science and [‡]Department of Physics, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, United States

[§]Department of Physics, Harvard University, Cambridge, Massachusetts 02138, United States

S Supporting Information



ABSTRACT: Atomically thin molybdenum disulfide (MoS₂) is an ideal semiconductor material for field-effect transistors (FETs) with sub-10 nm channel lengths. The high effective mass and large bandgap of MoS₂ minimize direct source–drain tunneling, while its atomically thin body maximizes the gate modulation efficiency in ultrashort-channel transistors. However, no experimental study to date has approached the sub-10 nm scale due to the multiple challenges related to nanofabrication at this length scale and the high contact resistance traditionally observed in MoS₂ transistors. Here, using the semiconducting-to-metallic phase transition of MoS₂, we demonstrate sub-10 nm channel-length transistor fabrication by directed self-assembly patterning of mono- and trilayer MoS₂. This is done in a 7.5 nm half-pitch periodic chain of transistors where semiconducting (2H) MoS₂ channel regions are seamlessly connected to metallic-phase (1T') MoS₂ access and contact regions. The resulting 7.5 nm channel-length MoS₂ FET has a low off-current of 10 pA/μm, an on/off current ratio of >10⁷, and a subthreshold swing of 120 mV/dec. The experimental results presented in this work, combined with device transport modeling, reveal the remarkable potential of 2D MoS₂ for future sub-10 nm technology nodes.

KEYWORDS: MoS₂ FETs, sub-10 nm, phase transition, block copolymers, virtual source modeling

As the channel length of transistors has shrunk over the years, short-channel effects have become a major limiting factor to transistor miniaturization. Current state-of-the-art silicon-based transistors at the 14 nm technology node have channel lengths around 20 nm, and several technological reasons are compromising further reductions in channel length. In addition to the inherent difficulties of high-resolution lithography, the direct source–drain tunneling is expected to become a very significant fraction of the off-state current in sub-10 nm silicon transistors, dominating in this way the standby power. Therefore, new transistor structures that reduce the direct source–drain tunneling are needed to achieve further reductions in the transistor channel length. Transistors based on high mobility III–V materials,^{1,2} nanowire field-effect transistors (FETs),^{3,4} internal gain FETs^{5,6} (such as negative capacitance devices), and tunnel FETs⁷ are among those that have been considered to date. More recently, layered 2D

semiconducting crystals of transition metal dichalcogenides (TMDs), such as molybdenum disulfide (MoS₂) and tungsten diselenide (WSe₂), have also been proposed to enable aggressive miniaturization of FETs.^{8–11} In addition to the reduced direct source–drain tunneling current possible in these wide-bandgap materials, the atomically thin body of these novel semiconductor materials is expected to improve the transport properties in the channel thanks to the lack of dangling bonds. Some studies have reported, for example, that single-layer MoS₂ has a higher mobility than ultrathin body silicon¹² at similar thicknesses.

Moreover, the atomically thin body thickness of TMDs also improves the gate modulation efficiency. This can be seen in

Received: September 24, 2016

Revised: November 3, 2016

Published: November 7, 2016




Figure 1. (a, b) Electronic band structures of 2H and 1T' MoS₂ and their atomic structures. The 2H band structure shows a bandgap of approximately 1.8 eV, while the conduction and valence bands of 1T' MoS₂ are overlapped; therefore, 1T' MoS₂ has metallic gapless characteristics. (c) Transfer characteristics of three MoS₂ FETs with different thicknesses of MoS₂ before and after phase transition treatment. The intrinsic 2H MoS₂ FETs show strong semiconducting behavior with large gate modulation, while all of them after the phase transition show constant current, increasing with thickness, with almost no gate modulation featuring metallic 1T' MoS₂. (d) PL spectra of monolayer 2H and 1T' MoS₂. The 2H phase shows a strong PL peak at 1.85 eV generated by its bandgap, while the PL of the 1T' phase is completely quenched owing to its gapless metallic characteristics. See Supporting Information S1 and S2 for CVD growth of monolayer MoS₂ and Raman characteristics of different phases of MoS₂, respectively.

their characteristic scaling length,¹³ $\lambda = \sqrt{\frac{\epsilon_{\text{semi}}}{\epsilon_{\text{ox}}} t_{\text{ox}} t_{\text{semi}}}$, which determines important short channel effects such as the drain-induced barrier lowering (DIBL) and subthreshold swing (SS). In particular, MoS₂ has low dielectric constant $\epsilon = 4-7$ ^{14,15} and an atomically thin body ($t_{\text{semi}} \approx 0.7 \text{ nm} \times \text{number of layers}$), which facilitate the decrease of λ , while its relatively high bandgap energy (1.85 eV for a monolayer) and high effective mass allow for a high on/off current ratio ($I_{\text{on}}/I_{\text{off}}$) via reduction of direct source–drain tunneling.¹⁶ These features make MoS₂ in particular, and wide-bandgap 2D semiconductors in general, highly desirable for low-power subthreshold electronics. In these applications, the on-current (I_{on}) for a given I_{off} is influenced more by the subthreshold swing (SS) than by the carrier mobility.

To demonstrate and benchmark MoS₂ transistors with channel lengths below 10 nm, two important challenges need to be overcome. First, a suitable lithography technology is required. Then a low-contact resistance is needed for the source and drain access regions to ensure that the channel resistance will dominate the device behavior. In this work, to reduce the contact resistance, we used a junction between the metallic

phase of MoS₂ (1T) and its semiconducting phase (2H).^{17–19} The atomic and electronic-band structures for the two phases are shown in Figure 1, panels a and b, as obtained from density functional theory (DFT). The transition from the 2H- to the 1T-phase can be triggered by exposing 2H MoS₂ to *n*-butyllithium (*n*BuLi) solution.²⁰ The pure 1T-phase is unstable and undergoes a structural transition to the dynamically stable 1T'-phase.²⁰ Figure 1, panel c compares the transfer characteristics (i.e., drain–source current vs gate–source voltage, $I_{\text{ds}}-V_{\text{gs}}$) of a MoS₂ FET before (2H-phase) and after (1T'-phase) phase-transition treatment of its channel layer. The metallic character of the 1T' MoS₂ channel prevents any current modulation by the gate electrode. This is in contrast to the large modulation observed for the semiconducting 2H-MoS₂ channel. Photoluminescence (PL) spectra of monolayer 2H- and 1T' MoS₂ are shown in Figure 1, panel d. The 2H-phase displays a strong PL peak at 1.85 eV originating from its bandgap, while the PL of the 1T'-phase is fully quenched because of its gapless metallicity.

The two MoS₂ phases can, in fact, coexist by forming a stable boundary between the phases.^{18,20,21} Selective conversion of 2H MoS₂ to 1T' MoS₂ by locally masking with poly(methyl




Figure 2. (a) Deposition of MoS₂ on a HfO₂-coated Si wafer (see Supporting Information S3, for details of substrate preparation) is followed by (b) Au metallization by e-beam lithography to form contacts to MoS₂. These contacts are used as the S/D electrode in the long channel MoS₂ FET (before phase transition) and as the end-contacts for the chain of 2H/1T' MoS₂ FETs (after the phase transition). Next, (c) MoS₂ is functionalized with a PS brush and then (d) spun PS-*b*-PDMS BCP followed by an annealing step that leads to microphase separation of the blocks and finally (e) selective etching of the PS and leave ox-PDMS patterns on the substrate. After that (not shown here; see Supporting Information S4 for details), the sample will be treated with *n*BuLi for 2H to 1T' phase transition in the nonprotected regions. (e) Biasing schematic of the MoS₂ chain FETs, where the Si substrate is used as the back-gate and the Au electrodes are used as end contacts; (f) schematic of the patterning in the 1T' and 2H MoS₂ sequencing regions. SEM images show PDMS lines with (g–i) 15 nm and (j–m) 43 nm pitches after PS etching on surfaces with no guide pattern as well as surfaces with Au lines with different spacings to act as guides. The absence of a guide pattern leads to random formations of the PDMS lines, while in patterned surface lines are self-assembled (in parallel) with the Au electrodes.

methacrylate) (PMMA) and exposure to *n*-butyllithium (*n*BuLi) solution was used by Kappera et al.²⁰ to demonstrate 1T' MoS₂/2H MoS₂/metal ohmic contacts with much smaller resistance than that of the 2H MoS₂/metal contacts. A variation of this technology was used in our work to form sub-10 nm 2H MoS₂ regions that act as FET channels sandwiched between adjacent 1T' MoS₂ layers that reduce the access resistance to the FET channels. This seamless 2H/1T' MoS₂ junction has a sharp atomic interface, which reduces both the physical separation between the two materials and the tunnel barrier and thus reduces the contact resistance.^{22,23}

Lithography is the second challenge when realizing ultrashort channel MoS₂ transistors. Electron beam lithography can potentially provide sub-10 nm patterning resolution; however, it has low throughput, and it is not easy to control at these dimensions. An alternative technology is directed self-assembly (DSA) of block copolymer (BCP), which has a great potential for cost-effective, nanoscale, and high-volume manufacturing. The directionality of the features in the BCP films can be defined by physical or chemical templates created by conventional lithography.²⁴ A few functional devices have been fabricated to-date using BCP including 29 nm pitch silicon FinFETs.²⁵ Herein, the BCP-based technique is used for

the first time to pattern an MoS₂ layer in its metallic and semiconducting phases with sub-10 nm resolution.

To form the self-assembled BCP lines, two different poly(styrene-*b*-dimethylsiloxane) (PS-*b*-PDMS) BCPs were used in this work, 45.5 kg/mol (SD45; fraction of PDMS, $f_{\text{PDMS}} = 32\%$, period $L_0 = 43$ nm) and 10.7 kg/mol (SD10; $f_{\text{PDMS}} = 25\%$, $L_0 = 15$ nm). The choice of this BCP was dictated by its high Flory–Huggins interaction parameter, as compared to other typical BCPs, such as poly(styrene-*b*-PMMA) (PS-PMMA). The high Flory–Huggins interaction parameter enables lower line edge roughness and a smaller period. In addition, there is a high etch selectivity between the two blocks, PS and PDMS. By using an oxygen plasma, the organic part (PS) can be easily removed, while the inorganic part (PDMS) shows high resistance to etching. The key processing steps are summarized in Figure 2, panels a–e. The critical step is the etching of PS regions (step 'e'). One must ensure that the plasma etching of PS is terminated before the MoS₂ thin films are destroyed. For this purpose, we developed an optimized etching procedure involving an initial direct oxygen plasma exposure to etch away the main portion of the PS blocks, followed by indirect plasma exposure to carefully etch the remaining PS. Details of the optimized plasma etching process are presented in Supporting Information S4.




Figure 3. (a, b) I_{ds} - V_{gs} and I_{ds} - V_{ds} of an as-fabricated trilayer MoS₂ FET with channel length of 90 nm and EOT of 4 nm. (c) Schematic of 2H MoS₂ channel. (d, e) The same set of I - V curves for the chain of six 7.5 nm MoS₂ in-series FETs produced after a phase transition treatment with *n*BuLi. The device demonstrates an I_{on}/I_{off} of $\sim 10^7$, low I_{off} of ~ 10 pA/ μ m, and a subthreshold slope of 120 mV/dec for more than two decades. The transfer characteristics in panel d exhibit a DIBL of 0.7 V/V, which results in the lack of saturation in the drain current in panel e. As discussed in the modeling section, this DIBL can be significantly suppressed by solely decreasing the EOT and thus enhancing the electrostatic control with the gate. (f) Schematic of alternating 2H/1T' MoS₂ regions.

Figure 2, panels g–m show SEM images of self-assembled BCP lines with pitches of 43 and 15 nm formed between Au lines that serve as end-contacts to the MoS₂ film to form the external source/drain (S/D) electrodes. The patterned MoS₂ channel was then exposed to *n*BuLi and rinsed thoroughly to selectively convert the uncovered underlying 2H MoS₂ to 1T' MoS₂, while the BCP-covered regions remained semiconducting thus forming a chain of transistors in series where each transistor is composed of a semiconducting channel and two adjacent metallic regions forming its immediate S/D contacts (see schematic in Figure 2f). The length of each one of these three regions is anticipated to be equal to the half-pitch of the BCP lines, which is either 7.5 or 22 nm, depending on the original pitch (15 nm vs 43 nm). The minimum number of 7.5 nm lines formed between a pair of 90 nm-spaced Au electrodes was six, while a minimum of five 22 nm lines were formed between Au lines spaced by 215 nm.

In this work, exfoliated MoS₂ flakes as well as chemical vapor deposition (CVD)-grown monolayer MoS₂ were used. The CVD technique used here is compatible with advanced device fabrication technologies and can provide full substrate coverage under optimized conditions; however, CVD-grown MoS₂ currently suffers from high density of structural defects. Conversely, exfoliated MoS₂ flakes have a much lower defect density but are very small in size; only tens of micrometers in diameter. MoS₂ flakes also allow the fabrication of transistors with few-layer-thick MoS₂ channels, which can potentially stand the damage induced by plasma treatment better than monolayer CVD MoS₂ because only the topmost layer is

affected by plasma treatment. Here we focus on the experimental performance of a device with 7.5 nm channel length constructed on exfoliated trilayer MoS₂, which exhibits the best performance and shortest channel length among the fabricated devices. Details of CVD monolayer devices with 7.5- and 22 nm channel lengths are provided in the Supporting Information S5. In all studied devices, highly doped Si substrates with a 10 nm of HfO₂ layer on the surface are used as the back-gate stacks. The device fabrication process is described in detail in Supporting Information S3. Figure 3 shows I_{ds} - V_{gs} and I_{ds} - V_{ds} characteristics of a trilayer MoS₂ FET at different processing steps. As shown in Figure 3, panels a and b, the as-fabricated device with channel length of 90 nm shows good subthreshold characteristics with small DIBL < 0.1 V/V, SS = 88 mV/dec, and current saturation in I_{ds} - V_{ds} characteristics owing to velocity saturation.

The chain of in-series 7.5 nm MoS₂ FETs, formed after the *n*BuLi treatment, shows a well-defined I_{ds} - V_{gs} performance with an I_{on}/I_{off} ratio in excess of 10^7 with SS_{min} of 120 mV/dec and I_{on} of 0.25 mA/ μ A at V_{ds} = 1 V (Figure 3d). These characteristics are further explored using device modeling in the discussion that follows. Thanks to the extremely thin body thickness and the wide bandgap of the MoS₂ channel, the short channel length of this device has a minimum impact on its subthreshold characteristics and the off-state current, I_{off} < 10 pA/ μ m. However, compared with the I_{ds} - V_{gs} characteristics of the long channel (Figure 3a), the device shows larger DIBL of ~ 0.7 V/V. This also leads to the absence of saturation in the




Figure 4. (a, b) MVS fit of the transfer and output characteristics. I_{ds} - V_{ds} fits the model well for $V_{ds} < 0.6$ V. At higher voltages, the direct source-to-drain tunneling becomes substantial. The dashed line in panel b is intended as a visual guide to indicate the two regimes. The inset in panel a shows the circuit configuration used in the MVS model consisting of a chain of six 7.5 nm MoS₂ FETs and V_{gs} -dependent R_s and R_d . (c) Energy-resolved total transmission probability T (scale is in $\log_{10}(T)$ and T is in units of nm^{-1}) from NEGF simulation for EOT of 4 nm, showing substantial tunneling through the barrier in the off state with high drain bias of $V_{ds} = 0.6$ V. (d) T for EOT of 0.75 nm, where the tunneling current this time is suppressed by orders of magnitude. Insets in panels c and d schematically illustrate the tunneling and thermal emission currents (e) transfer characteristics from NEGF for two different EOTs, showing significantly improved subthreshold slope and DIBL for the EOT of 0.75 nm. (f) Experimental I_{ds} - V_{gs} curves of the chain of 7.5 nm MoS₂ FETs at different values of V_{ds} showing substantial increase of I_{off} with increasing V_{ds} , in agreement with the modeling in panel e. (g, h) MVS prediction of transfer and output characteristics, taking into account the mobility, injection velocity, and resistance found in panels a and b. EOT of 0.75 nm is used. DIBL (72 mV/V) and subthreshold slope (~ 73 mV/dec.) are taken from panel e. See Supporting Information S6 for details of the MVS and NEGF models.

I_{ds} - V_{ds} curves (Figure 3e) despite the high current density in the mA/ μm range, which is rather high for MoS₂ transistors.

To further analyze the performance of the sub-10 nm MoS₂ channels, we used the MIT Virtual Source Compact model

(MVS)²⁶ to fit the experimental data for the MoS₂ FETs. In the past, the MVS model has been applied to short channel silicon,²⁶ III-V semiconductors,^{27–29} and graphene³⁰ to extract device parameters such as injection velocity, carrier mobility,




Figure 5. (a) Band diagram of 2H MoS₂. The calculated electron affinity value is $\chi = 4.3$ eV. (b) Calculated work function (ϕ) values of 1T' MoS₂ with and without the H functional groups. (c) Calculated atomic structure of 2H/1T' MoS₂ boundary with H adsorbed on the 1T'-phase. To reduce the computational cost, we modeled alternating ~ 3 nm-long 1T'-phase and ~ 3 nm-long 2H-phase layers. (d) Contour plots of partial charge densities associated with the states in the energy range of $[E_F - 1.0 \text{ eV}, E_F]$ at the two boundaries between the 1T'- and 2H-phases. The numbers in the color bar are in units of $e/\text{\AA}^3$. The isosurface levels are selected at $0.02 \text{ e}/\text{\AA}^3$. The partial charge density distribution on the side of the 1T' phase is very similar at the two boundaries (see Figure S14 for the entire device), while on the 2H-phase side, the different edge (Mo-edge and S-edge) termination results in distinctly different density distributions. See Supporting Information S7 for details of DFT calculations.

and access resistance (which is equivalent to the 2H/1T' junction resistance in this work). Here, gate capacitance, channel length, DIBL, and subthreshold swing are directly determined from the experimental data, while the remaining parameters (carrier mobility and velocity) are extracted by best-fitting the full I - V data. In addition to the chain of MVS-model-standard 2H/1T' FETs in series, we also model the nonlinear gate voltage-dependent Au-MoS₂ contact resistance (R_s and R_d) at the external source and drain regions as two additional transistors in series with the chain of transistors. Figure 4, panels a and b compare the experimental transfer and output characteristics of the trilayer MoS₂ chain of in-series FETs with the model fitting. The parameters of the contact-modeling transistors were used purely as fitting parameters here; however, we found that the resulting contact resistance and its gate voltage dependence are well matched with the experimental Au-MoS₂ contact resistance data extracted in this work (Supporting Information S6). The injection velocity (v_{xo}) and the mobility are found to be $\sim 1 \times 10^6$ cm/s and $25 \text{ cm}^2/\text{V s}$, respectively. This mobility is the Matthiessen combination of diffusive and ballistic mobility, which gives the mean free path to be around 2.1 nm. The access resistance (where $r_s = r_d =$

$r_{2H/1T'}$) is as low as $75 \Omega \mu\text{m}$, which indicates the ohmic nature of the 2H/1T' junction; this aspect will be further discussed later in this work. The device also has a very low I_{off} ($< 10 \text{ pA}/\mu\text{m}$) and high $I_{\text{on}}/I_{\text{off}}$ ratio, in good agreement with previous theoretical expectations.^{31,32} This is a result of the ability of MoS₂ to suppress direct source-drain tunneling thanks to its high effective mass.

The lack of saturation in the $I_{\text{ds}}-V_{\text{ds}}$ characteristics and the deviation of the current from the MVS model (for $V_{\text{ds}} > 0.6 \text{ V}$) as indicated in Figure 4, panel b, are mainly because of large DIBL induced by the relatively large effective oxide thickness (EOT) used in this work ($\sim 4 \text{ nm}$, vs $\sim 0.8 \text{ nm}$ in state-of-the-art CMOS technology). To clarify this point, we performed quantum mechanical simulations using nonequilibrium Green's function (NEGF) formalism for a single 7.5 nm MoS₂ FET. For the thicker oxide (4 nm EOT, Figure 4c), the barrier at the off-state ($V_{\text{gs}} = 0$) with high drain bias ($V_{\text{ds}} = 0.6 \text{ V}$) is low enough to cause both high thermal emission currents and direct source-drain tunneling. This is in good agreement with the experiments (Figure 4f); however, it should be noted that as the experimental device has six transistors in series, it takes roughly six times the voltage drop across one transistor to

produce the same level of tunneling current predicted by the simulation. It should be noted that for low V_{ds} values (up to ~ 0.6 V), the tunneling contribution is negligible (less than 10%) and the transport is determined by thermal emission.

NEGF simulations of a thinner oxide (0.75 nm EOT) predict a significant reduction in the transmission probability of at least five orders of magnitude both below and above the barrier (Figure 4d). This is because the barrier height is now higher and the potential reaches the peak much more quickly thanks to the lower scaling length. The effective mass of MoS₂ is large enough to reduce DIBL for the 0.75 nm EOT to approximately 72 mV/V and the subthreshold slope to about 73 mV/dec, as shown in Figure 4, panel e.

Figure 4, panels g and h show the MVS-calculated transfer and output characteristics of a single 7.5 nm MoS₂ transistor, as modeled using the DIBL and subthreshold slope parameters extracted from the NEGF simulation with a 0.75 nm EOT and $V_t = 0.5$ V (Figure 4e). In these simulations, the velocity, mobility, and resistance ($r_{2H/1T'} = 75 \Omega \mu\text{m}$) were taken from the MVS fit of the trilayer device. The device shows an I_{on}/I_{off} in excess of 10^6 with I_{off} as low as ~ 100 pA/ μm and I_{on} of ~ 230 $\mu\text{A}/\mu\text{m}$ at $V_{gs} = 0.6$ V. These numbers are not far from the requirements envisaged in the International Technology Roadmap for Semiconductors (ITRS)³³ for the 2024 low-power devices node ($L_g = 7.5$ nm, $I_{on} = 400$ $\mu\text{A}/\mu\text{m}$, $I_{off} = 10$ pA/ μm). Further improvements in both the contact resistance and the on current are required, however, which may be made possible by the development of better MoS₂ growth techniques.

Finally, we would like to highlight two important points about the 2H/1T' junction that must be addressed. The first is the stability of the 1T' phase and the stability of its junction with the 2H phase, and the second is the formation of an ohmic interface, that is, a low barrier contact between the two phases that allows the 1T' regions to act as suitable source or drain contacts to the 2H MoS₂ channel. Because MoS₂ FETs are *n*-type, these contacts must have a low work function to form effective ohmic contacts. To determine whether or not the 2H/1T' MoS₂ junctions fulfill these requirements, we performed DFT calculations of the 2H MoS₂ phase and of both pristine and functionalized 1T' phases and their junctions. The pristine 1T' phase has a high work function of 5.8 eV when compared with the electron affinity of 2H MoS₂, which is ~ 4.3 eV as shown in Figure 5, panels a and b. Such a large energy difference would form a significantly high Schottky barrier for both MoS₂ thicknesses and would impede the formation of an ohmic contact. However, as shown by the experimental results, $r_{2H/1T'}$ is relatively small ($\sim 75 \Omega \mu\text{m}$), thus demonstrating the ohmic nature of the 2H/1T' junction. To understand this apparent contradiction, we must assess the effects of surface adsorbates or functional groups in changing the charge density and thus the work function of 1T' MoS₂. In fact, the adsorption of chemical species on the surface of 2D materials is known to modify their electronic properties. Given the chemical phase transition treatment that is applied in this work, which involves the formation of a lithium molybdenum sulfide (Li_xMoS₂) intermediate compound that requires a hydration reaction to remove the lithium content, the most probable adsorbates are hydrogen (H) functional groups.¹⁷ Therefore, we used DFT calculations to study the properties of H-doped 1T' MoS₂, where the H atoms are bonded to the sulfur atoms, which is the most favorable configuration. The results showed that H adsorption leads to further structural stabilization of the 1T' phase. The pristine 1T' phase is less stable than the 2H phase

by 0.55 eV per MoS₂ molecule, but it becomes more stable by 0.16 eV per MoS₂ molecule with full H coverage of 0.5/Mo. We then constructed an atomic model and performed a structural relaxation analysis of the 2H/1T' MoS₂ junction with H adsorbed on the 1T' region only. The results showed that each phase remained stable after optimization and formed a stable boundary, which is in good agreement with the results of previous direct observations of 1T' and 2H phases in coexistence.²⁰ The relaxed atomic structure of their boundary are shown in Figure 5, panel c. We note that a recent theoretical work³⁴ reported the structural stability and electronic properties of a similar structure between the S-edge 2H MoS₂ and 1T' MoS₂. Here, we observed that H adsorption raises the Fermi level and therefore substantially reduces the work function of 1T' MoS₂ to about 4.4 eV at 0.5 H/Mo coverage, which eases ohmic contact formation by significantly reducing the energy barriers; this may also explain the small resistance observed in the 2H/1T' junction. More details about the effects of H adsorption as well as other functional groups, for example, oxygen and hydroxyl (–OH) groups, on the stability and electronic structure of the 1T' phase are presented in the Supporting Information S7. We also calculated the partial charge densities at the boundaries between 2H MoS₂ and H-functionalized 1T' MoS₂ as shown in Figure 5, panel e. The calculations show that the electronic states closest to the Fermi level are not only from the metallic 1T' phase, but also contain a substantial contribution from the atoms closest to the boundary in the semiconducting 2H phase. This lateral orbital overlapping, which stemmed from the seamless 2H/1T' interface, further guarantees the ease of electron transition across the 2H/1T' side-contact.

In summary, we have demonstrated the smallest MoS₂ transistor fabricated to date by aggressive channel length scaling to the sub-10 nm regime using DSA patterning of mono- and trilayer MoS₂ in a periodic chain of junction semiconducting (2H) and metallic-phase (1T') MoS₂ regions with a half-pitch of 7.5 nm. The MoS₂ composite FET had an I_{off} of 10 pA/ μm and an I_{on}/I_{off} in excess of 10^7 . Modeling of the device current–voltage characteristics revealed that the 2H/1T' MoS₂ junction has record-low resistance of $75 \Omega \mu\text{m}$, while trilayer 2H-MoS₂ exhibits a low-field mobility of ~ 25 cm²/V s and a carrier injection velocity of $\sim 10^6$ cm/s. DFT calculations of the 2H/1T' junction further confirmed the stability of the interface and indicated its ohmic nature. These results highlight the great promise of MoS₂ transistors fabricated at the limit of the ITRS technology roadmap.

Methods. Dry Transfer of MoS₂ Flakes. Few-layer MoS₂ devices were prepared by the commonly used pickup and dry transfer methods.^{35,36} MoS₂ was mechanically exfoliated to obtain few-layer isolated flakes from commercially available bulk MoS₂ crystals on precleaned (i.e., Piranha solution, oxygen plasma, and solvent) substrates. A polydimethylsiloxane (PDMS) sheet was cut into small pieces and placed on a precleaned glass slide with double-sided tape. A 6% solution of polypropylene carbonate (PPC, Sigma-Aldrich) in chloroform was then spin coated on the glass/tape/PDMS stack. This transfer slide was loaded into the probe arm of the transfer setup and brought into contact with the desired flake at room temperature. The stage was heated to 90 °C and maintained at that temperature for 1 min. After the temperature of the stage was returned to room temperature, by natural or forced cooling, the transfer slide was slowly disengaged. The picked-up flake was transferred to the prepatterned via holes and heated

to 155 °C to release the polymer. The polymer was dissolved in chloroform, and the structure was cleaned with solvent and annealed (200 sccm Ar/200 sccm H₂) at 360 °C for 3 h.

Phase Transformation of MoS₂. To achieve phase transformation in MoS₂, we used a common chemical method^{20,37} involving exposure of 2H-MoS₂ to *n*BuLi solution, which is a strong reducing agent. 2H-MoS₂ samples were immersed in 2 M *n*BuLi (10 mL, Sigma-Aldrich) in a N₂-filled glovebox and then rinsed thoroughly with hexane. Li atoms can be inserted into MoS₂ layers to form Li_{*x*}MoS₂, the hydration of which results in MoS₂ and LiOH.

■ ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acs.nanolett.6b03999.

Additional data concerning CVD growth and Raman characterization of MoS₂, device fabrication, block copolymer self-assembly; details of MVFS, NEGF, and DFT calculations (PDF)

■ AUTHOR INFORMATION

Corresponding Author

*E-mail: anour@mit.edu.

Author Contributions

A.N. conceived the device, coordinated the study, and performed the device measurements. A.Z. fabricated the MoS₂ devices, performed the optical characterizations, and contributed to the device measurements. R.N.S. designed the device modeling approach and performed the modeling. A.T.K.G. developed the DSA-BCP technique and applied it to the MoS₂ devices. X.L. grew CVD MoS₂. W.C. and S.F. performed the DFT calculations. M.S.D., J.K., E.K., K.K.B., D.A., and T.P. supervised the research and provided scientific support. All authors contributed to the writing of the manuscript.

Notes

The authors declare no competing financial interest.

■ ACKNOWLEDGMENTS

The authors would like to thank Prof. Pablo Jarillo-Herrero for providing research facilities and Saima A. Siddiqui for the help with experimental procedures. This work has been partially supported by the ONR PECASE Award (monitored by Dr. Paul Maki), the AFOSR FATE MURI Project, ARO Grant No. W911NF-14-2-0071 (monitored by Dr. Joe Qiu), NSF Grant Nos. DMR-1231319 and ACI-1053575, ARO MURI Award W911NF-14-0247, and the NCN-NEEDS program.

■ REFERENCES

- (1) del Alamo, J. A. *Nature* **2011**, 479 (7373), 317–23.
- (2) del Alamo, J. A.; Antoniadis, D.; Guo, A.; Kim, D. H.; Kim, T. W.; Lin, J.; Lu, W.; Vardi, A.; Zhao, X. *InGaAs MOSFETs for CMOS: Recent Advances in Process Technology*; Electron Devices Meeting (IEDM), 2013 IEEE International, December 9–11, 2013; pp 2.1.1–2.1.4.
- (3) Colinge, J. P.; Lee, C. W.; Afzalian, A.; Akhavan, N. D.; Yan, R.; Ferain, I.; Razavi, P.; O'Neill, B.; Blake, A.; White, M.; Kelleher, A. M.; McCarthy, B.; Murphy, R. *Nat. Nanotechnol.* **2010**, 5 (3), 225–229.
- (4) Xiang, J.; Lu, W.; Hu, Y. J.; Wu, Y.; Yan, H.; Lieber, C. M. *Nature* **2006**, 441 (7092), 489–493.
- (5) Salahuddin, S.; Datta, S. *Nano Lett.* **2008**, 8 (2), 405–410.

- (6) Khan, A. I.; Chatterjee, K.; Wang, B.; Drapcho, S.; You, L.; Serrao, C.; Bakaul, S. R.; Ramesh, R.; Salahuddin, S. *Nat. Mater.* **2014**, 14 (2), 182–186.
- (7) Ionescu, A. M.; Riel, H. *Nature* **2011**, 479 (7373), 329–37.
- (8) Yoon, Y.; Ganapathi, K.; Salahuddin, S. *Nano Lett.* **2011**, 11 (9), 3768–3773.
- (9) Cao, W.; Kang, J.; Sarkar, D.; Liu, W.; Banerjee, K. *IEEE Trans. Electron Devices* **2015**, 62 (11), 3459–3469.
- (10) Nourbakhsh, A.; Zubair, A.; Huang, S.; Ling, X.; Dresselhaus, M. S.; Kong, J.; De Gendt, S.; Palacios, T. *VLSI Technology, 2015 IEEE Symposium on*; IEEE, 2015; pp T28–T29.
- (11) Yang, L.; Lee, R. T. P.; Papa Rao, S. S.; Tsai, W.; Ye, P. D. *10 nm Nominal Channel Length MoS₂ FETs with EOT 2.5 nm and 0.52 mA/μm Drain Current*; 73rd Annual Device Research Conference (DRC), 2015; pp 237–238.
- (12) Radisavljevic, B.; Kis, A. *Nat. Mater.* **2013**, 12 (9), 815–820.
- (13) Yan, R. H.; Ourmazd, A.; Lee, K. F. *IEEE Trans. Electron Devices* **1992**, 39 (7), 1704–1710.
- (14) Chen, X. L.; Wu, Z. F.; Xu, S. G.; Wang, L.; Huang, R.; Han, Y.; Ye, W. G.; Xiong, W.; Han, T. Y.; Long, G.; Wang, Y.; He, Y. H.; Cai, Y.; Sheng, P.; Wang, N. *Nat. Commun.* **2015**, 6, 6088.
- (15) Santos, E. J. G.; Kaxiras, E. *ACS Nano* **2013**, 7 (12), 10741–10746.
- (16) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. *Nat. Nanotechnol.* **2011**, 6 (3), 147–150.
- (17) Calandra, M. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2013**, 88 (24), 245428.
- (18) Lin, Y. C.; Dumcenco, D. O.; Huang, Y. S.; Suenaga, K. *Nat. Nanotechnol.* **2014**, 9 (5), 391–396.
- (19) Putungan, D. B.; Kuo, J. L. *Integr. Ferroelectr.* **2014**, 156 (1), 93–101.
- (20) Kappera, R.; Voiry, D.; Yalcin, S. E.; Branch, B.; Gupta, G.; Mohite, A. D.; Chhowalla, M. *Nat. Mater.* **2014**, 13 (12), 1128–1134.
- (21) Hu, Z. Y.; Zhang, S. L.; Zhang, Y. N.; Wang, D.; Zeng, H. B.; Liu, L. M. *Phys. Chem. Chem. Phys.* **2015**, 17 (2), 1099–1105.
- (22) Matsuda, Y.; Deng, W. Q.; Goddard, W. A. *J. Phys. Chem. C* **2010**, 114 (41), 17845–17850.
- (23) Kang, J.; Sarkar, D.; Liu, W.; Debdeep, J.; Banerjee, K. *A Computational Study of Metal-Contacts to beyond-Graphene 2D Semiconductor Materials*; Electron Devices Meeting (IEDM), 2012 IEEE International, 2012; pp 17.4.1–17.4.4.
- (24) Jeong, S. J.; Kim, J. Y.; Kim, B. H.; Moon, H. S.; Kim, S. O. *Mater. Today* **2013**, 16 (12), 468–476.
- (25) Tsai, H. Y.; Pitera, J. W.; Miyazoe, H.; Bangsaruntip, S.; Engelmann, S. U.; Liu, C. C.; Cheng, J. Y.; Bucchignano, J. J.; Klaus, D. P.; Joseph, E. A.; Sanders, D. P.; Colburn, M. E.; Guillorn, M. A. *ACS Nano* **2014**, 8 (5), 5227–5232.
- (26) Khakifirooz, A.; Nayfeh, O. M.; Antoniadis, D. *IEEE Trans. Electron Devices* **2009**, 56 (8), 1674–1680.
- (27) Rakheja, S.; Lundstrom, M. S.; Antoniadis, D. A. *IEEE Trans. Electron Devices* **2015**, 62 (9), 2786–2793.
- (28) Rakheja, S.; Lundstrom, M. S.; Antoniadis, D. A. *IEEE Trans. Electron Devices* **2015**, 62 (9), 2794–2801.
- (29) Radhakrishna, U.; Imada, T.; Palacios, T.; Antoniadis, D. *physica status solidi (c)* **2014**, 11 (3–4), 848–852.
- (30) Rakheja, S.; Wu, Y. Q.; Wang, H.; Palacios, T.; Avouris, P.; Antoniadis, D. A. *IEEE Trans. Nanotechnol.* **2014**, 13 (5), 1005–1013.
- (31) Liu, L. T.; Lu, Y.; Guo, J. *IEEE Trans. Electron Devices* **2013**, 60 (12), 4133–4139.
- (32) Cao, W.; Kang, J. H.; Sarkar, D.; Liu, W.; Banerjee, K. *IEEE Trans. Electron Devices* **2015**, 62 (11), 3459–3469.
- (33) *International Technology Roadmap for Semiconductors*, 2015. www.itrs2.net (accessed Nov 8, 2016).
- (34) Saha, D.; Mahapatra, S. *Appl. Phys. Lett.* **2016**, 108, 253106.
- (35) Wang, L.; Meric, I.; Huang, P. Y.; Gao, Q.; Gao, Y.; Tran, H.; Taniguchi, T.; Watanabe, K.; Campos, L. M.; Muller, D. A.; Guo, J.; Kim, P.; Hone, J.; Shepard, K. L.; Dean, C. R. *Science* **2013**, 342 (6158), 614–617.

(36) Nourbakhsh, A.; Zubair, A.; Dresselhaus, M. S.; Palacios, T. *Nano Lett.* **2016**, *16* (2), 1359–66.

(37) Heising, J.; Kanatzidis, M. G. *J. Am. Chem. Soc.* **1999**, *121* (50), 11720–11732.